

NT & TRADEMARK OFFIGE MAILROOM DA STAMPÉD HEREON IS AN ACKNOWLEDGEMENT THAT ON THIS DATE THE PATENT & TRADEMARK OFFICE RECEIVED:

Supplemental Information Disclosure Statement (4 pages); Form PTO/SB/08A (3 pages) with copies of listed documents (17 documents).

Invention:

SOLDER MASKS FOR USE ON CARRIER

SUBSTRATES, CARRIER SUBSTRATES AND SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING SUCH SOLDER MASKS, AND

METHODS

Applicant(s):

Tan et al.

Filing Date:

August 18, 2003

Serial No.: Date Sent:

10/642,908 January 7, 2004 via first class mail

Docket No.:

TLW/sls:rmh

2269-5163.1US





IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Tan et al.

Serial No.: 10/642,908

Filed: August 18, 2003

For: SOLDER MASKS FOR USE ON CARRIER SUBSTRATES, CARRIER SUBSTRATES AND SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING SUCH SOLDER MASKS, AND METHODS

Examiner: Unknown

Group Art Unit: 3712

Attorney Docket No.: 2269-5163.1US

(01-0910.00/US)

CERTIFICATE OF MAILING

I hereby certify that this correspondence along with any attachments referred to or identified as being attached or enclosed is being deposited with the United States Postal Service as First Class Mail on the date of deposit shown below with sufficient postage and in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

January 7, 2004

Pachael N. Happio

Rachael M. Harris
Name (Type/Print)

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In compliance with the duty to disclose information material attentability pursuant to 37 C.F.R. § 1.56, it is respectfully requested that this Supplemental information Disclosure Statement be entered and the documents listed on attached Form PTO-1449 or PTO/SB/08 be considered by the Examiner and made of record. Copies of the listed documents are enclosed pursuant to 37 C.F.R. § 1.98(a).

In accordance with 37 C.F.R. § 1.97(g) and (h), filing of this Supplemental Information Disclosure Statement is not to be construed as a representation that a search has been made or an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. § 1.56(b). Further, no representation is made by Applicants herein that no other possible material information as defined in 37 C.F.R. § 1.56 (b) exists.

U.S. Patent Documents

| U.S. Patent No. | Publication Date | <u>Patentee</u> | |
|-----------------|------------------|-----------------|--|
| 6,251,488 | 06/26/01 | Miller et al. | |
| 6,259,962 | 07/10/01 | Gothait | |
| 6,268,584 | 07/31/01 | Keicher et al. | |
| 6,391,251 | 05/21/02 | Keicher et al. | |

Other Documents

- U.S. Patent Application Publication 2002/0171177 A1 to Kritchman et al., dated November 21, 2002
- U.S. Patent Application Publication 2003/0043360 A1 to Farnworth, dated March 6, 2003
- U.S. Patent Application Publication 2003/0151167 A1 to Kritchman et al., dated August 14, 2003
- U.S. Patent Application Publication 2003/0207213 A1 to Farnworth, dated November 6, 2003
- MILLER et al., "Maskless Mesoscale Materials Deposition", Deposition Technology, September 2001, pages 20-22
- MILLER, "New Laser-Directed Deposition Technology", Microelectronic Fabrication, August 2001, page 16
- Webpage, Objet Prototyping the Future, "Objet FullCure700 Series", 1 page
- Webpage, Objet Prototyping the Future, "How it Works", 2 pages
- U.S. Patent Application No. 10/191,424, filed July 8, 2002, entitled "Semiconductor Devices With Permanent Polymer Stencil and Method for Manufacturing the Same", inventor Farnworth et al.
- U.S. Patent Application No. 10/201,208, filed July 22, 2002, entitled "Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate, Assemblies Including the Solder Mask, and Methods," inventor Grigg et al.
- U.S. Patent Application No. 10/370,755, filed February 20, 2003, entitled "Chip Scale Package Structures and Method of Forming Conductive Bumps Thereon", inventor Warren M. Farnworth

U.S. Patent Application No. 10/672,098, filed September 26, 2003, entitled "Apparatus and Methods for Use in Stereolithographic Processing of Components and Assemblies", inventor Warren M. Farnworth

U.S. Patent Application No. 10/688,354, filed October 17, 2003, entitled "Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate and Assemblies Including the Solder Mask", inventor Grigg et al.

Applicants offer to supply any explanation or discussion of the documents which the Examiner feels is necessary or desirable and which is requested.

This Supplemental Information Disclosure Statement is filed before the mailing date of a first Office Action on the merits.

Respectfully submitted,

Tawni L. Wilhelm

Registration No. 47,456

Attorney for Applicant(s)

TRASKBRITT

P.O. Box 2550

Salt Lake City, Utah 84110-2550

wnid. Wilhelm

Telephone: 801-532-1922

Date: January 7, 2004

TLW/sls:rmh

Enclosures: Form PTO-1449 or PTO/SB/08

Copy of documents cited

Document in ProLaw

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

(use as many sneeds as necessary,

| Complete if Known | | | | |
|------------------------|----------------------------|--|--|--|
| Application Number | 10/642,908 | | | |
| Filing Date | August 18, 2003 | | | |
| First Named Inventor | Tan et al. | | | |
| Group Art Unit | 3712 | | | |
| Examiner Name | Unknown | | | |
| Attorney Docket Number | 5163 1115 (01-0910 01/115) | | | |

| | | OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS | |
|------------------------|--------------|---|----|
| Examiner Initials * | Cite No.1 | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T² |
| | | U.S. Patent Application Publication 2002/0171177 A1 to Kritchman et al., dated November 21, 2002 | |
| | | U.S. Patent Application Publication 2003/0043360 A1 to Farnworth, dated March 6, 2003 | |
| | | U.S. Patent Application Publication 2003/0151167 A1 to Kritchman et al., dated August 14, 2003 | |
| | | U.S. Patent Application Publication 2003/0207213 A1 to Farnworth, dated November 6, 2003 | |
| : | * | MILLER et al., "Maskless Mesoscale Materials Deposition", Deposition Technology, September 2001, pages 20-22 | |
| | | MILLER, "New Laser-Directed Deposition Technology", Microelectronic Fabrication, August 2001, page 16 | |
| | | Webpage, Objet Prototyping the Future, "Objet FullCure700 Series", 1 page | |
| | | Webpage, Objet Prototyping the Future, "How it Works", 2 pages | * |
| 0.0 | * | U.S. Patent Application No. 10/191,424, filed July 8, 2002, entitled "Semiconductor Devices With Permanent Polymer Stencil and Method for Manufacturing the Same", inventor Farnworth et al. | |
| | | U.S. Patent Application No. 10/201,208, filed July 22, 2002, entitled "Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate, Assemblies Including the Solder Mask, and Methods, inventor Grigg et al. | |
| | | U.S. Patent Application No. 10/370,755, filed February 20, 2003, entitled "Chip Scale Package Structures and Method of Forming Conductive Bumps Thereon", inventor Warren M. Farnworth | |

| | | · · | |
|-----|------------|--------------------|---|
| | l Date | * | • |
| * | Date | | |
| | Considered | | |
| | Considered | | |
| * 0 | | Date Considered | |

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

+

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.